



# Tutorial

# IMPLEMENTATION OF A CORDIC ALGORITHM USING THE ACTEL CORTEX M1 DEV-KIT

#### Acknowledgement

This Tutorial as been created in co-operation between Doulos and the Fachhochschule Oldenburg/Ostfriesland/Wilhelmshaven, the Laboratory for Computer Architectures and Programming of peripheral sub-systems: Prof. Dr.-Ing. Gerd von Cölln, Hennig, Maxim, Janssen, Stephan.

.

# **Table of contents**

Int	trodu	3	
1	Soft	ware	4
2	Imp	lementation Method	5
	2.1	Creation of a new project	5
	2.2	Creating the microprocessor with CoreConsole	7
		2.2.1 Selection of parts	8
		2.2.2 Connecting the parts together	9
		2.2.3 Configuring the parts	12
		2.2.4 Generating the processor system	14
	• •	2.2.5 Memory Map	14
	2.3	Clock setup	15
	2.4	Adding user-defined hardware	16
		2.4.1 Generating the hardware	10
		2.4.2 Working with Smart Design	18
	25	Creating the Top I evel	25
	2.5	Synthesis	20
	2.0	Diace & Route	27
	2.8	Programming the FPGA	31
	2.0		01
3	Act	el SoftConsole	33
	3.1	Starting the IDE	33
	3.2	Setting up a new C project	34
	3.3	Importing project data	36
	3.4	Memory addressing	39
	3.5	Project properties	40
	3.6	Compiling	42
	3.7	Setting up the programmer and the debugger	44
	3.8	Starting the programmer and the debugger	48
4	Des	cription of the Program	52
Bi	bliogr	aphy	53
Та	ble of	Figures	54

#### INTRODUCTION

The aim of this practical project in computer structures is to demonstrate how to implement microprocessors in FPGAs and how to combine those with user-defined hardware functions (developed in VHDL). The implementation discussed in this paper was based on an Actel Cortex M1 Enabled ProASIC3 Development Kit. The Cortex M1 is a microprocessor, developed by ARM and Actel specially for use in FPGAs.

This Development Kit includes a PCB, populated with a ProASIC 3 M1A3P1000 FPGA, 16 MBytes of flash memory, 1MByte of SRAM, a USB JTAG programmer and some additional I/O peripherals. A comrehensive software suite with tools for the hardware implementation, the simulation and the programming are also part of the Development Kit.

#### **1** SOFTWARE

The software included in the Development Kit (on three CDs) represented an older version of the tools. We recommend to download the latest version of the software, available at <u>www.actel.com</u>. The following versions have been used in this project:

- Libero v.8.1
- Core Console v.1.4
- Actel SoftConsole v.2.0.0.13

#### **2** IMPLEMENTATION METHOD

The purpose of this project was to implement a Cordic algorithm for the calculation of sine and cosine functions on the given hardware. One part of this algorithm would be performed by external peripherals.

The following sections will present the detailed method by which this was realised.

#### 2.1 Creation of a new project

The Libero IDE was used for the definition and implementation of the hardware. A new project was created using the Project/New Project... menu option. In the dialogue box that opened up as a result, the project's name and location were specified, together with the HDL used, before clicking on Next.



Fig. 1: Creating a new project (Step 1)

The FPGA device, needed for the implementation, was then selected.

Select the	Die and Package family, die and package of your new project.	
Start Select Device Select Tools Add Files Finish	Family:         ProASIC3         ▼           Die:         Package:         144 FBGA           A3P600         ▲         286 P0FP           M1A3P500         ▲         344 FBGA           M7A3P1000         ▼         484 FBGA           M1A3P1000         ▼         9600	Help

Fig. 2: Creating a new project (Step 2)

Having clicked on Next once more, it was then possible to select the individual tools that would be used in the development of the solution. If that were the very first project created in Libero, it would, additionally, be necessary to specify the complete file paths to all these tools.

New Project Wizard	
Select Integrated Tools Select Integrated Tools Select Integrated Tools Select Tools Add Files Finish Finis	Edit Profile       X         Name:       DoreConsole         Select a tool integration:       CoreConsole v1.3 or later         Version:       1.4.0.16         Location:       C:\CoreConsole_v1.4\bin\CoreConsole.exe         Additional parameters:         Restore Defaults       Help         OK       Cancel
<back next=""> Finish Cancel</back>	

Fig. 3: Creating a new project (Step 3)

The next dialogue allowed all existing source files to be added to the new project. Finally, a summary of all the selected options was presented, and the creation of the project was confirmed with a click on the Finish button.

#### 2.2 Creating the microprocessor with CoreConsole

The tool CoreConsole was used for defining the microprocessor. It can be invoked by clicking on the CoreConsole icon in the Design Entry Tool.

Project Manager - C:\Actelprj\Tes	st\Test.prj - [Project Flow]	
A Project File Edit View Tools W	ńndow Help	@_X
🖪 🐼 🐼 🗋 🖆 🖼 🕷 🔛	💼 🗵 🖻 🏟 즑 🎲 陽 🐂 🛞 🗇 🎖 🗖 Enable Designe	r Block creation
Current Designer view: Impl1	🗾 🖆 🛍 🛍 🛍	
Design Explorer a + x		N
Show: Components	Design Entry Tools	NO FOOT SElected
WOR	HDL Editor SmartDesign	Configure Project Flow
	÷ Bet	
	Source Files	
	Sunthesis	Simulation
Hierarchy R Files	Synolity	Simulation 🗰 Stimulus Stimulus
Catalog g + X		ModelSim Stimulus Editor WaveFormer
Name filter: Function filter:		1
△ Function, Name:	B	
Basic Blocks	Post-Synthesis	
E I Clock & Management	Files	
T A Memory & Controllers		
Peripherals	Place&Boute	
	Designer Post-Layout Files	
		Programming Debugging Programming
Information Window # * * Project Manager New Fea	PDB File	→ N → Codedygeng Createring →
File Linking Core Packager SmartDesign "Connectivity Check"	Project Flow	
SmartDesign Bus-based design (A SmartGen ProASIC3/e and IGLOO SmartGen FlashFreeze Manageme	× Look for: * Ubrary: *	Type: Al  Find Options >>
Properties	* The Test project was created.	
	Down in the second seco	
	S All & Errors & Warnings & Info & Find 1 /	
Ready		VHDL FAM: ProASIC3 DIE: M1A3P1000 PKG: 484 FBGA

Fig. 4: Empty project

The microprocessor was added to the project as a component and had to be identified, as shown in the following dialogue. CoreConsole was then started with a click on OK.

W	<u>×</u>
Select a Type:	CoreConsole Component
Schematic SmattDesign Component CoreConsole Component IP Component VHDL Source File Verlog Source File Stimulus HDL File Stimulus HDL File SDC File (sdc) Physical Design Constraint File (pdc) DO File VHDL Template Verlog Template	Name: Core
Help	OK Cancel

Fig. 5: Creating a CoreConsole component

CoreConsole is divided in three sections. The largest one, on the right, is the working area in which the microprocessor will be put together. On the left, in the lower section, there is a list of all available parts. Selecting one of those results in the corresponding short description appearing in the upper section together with associated links to the relevant datasheets.

#### 2.2.1 Selection of parts

Any part from the list can be placed in the working area by selecting it and clicking the Add button. The same can also be achieved by double-clicking on the required part in the list.

🖧 CoreConsole - Core		
File View Actions Options Help		
Components Generate		
Calculated Company of the Data Sta		п
- Selected Component's Declais		
Selected Component's Details           CortexM1           The Cortex.M1 soft IP core is a member of ARM's Cortex family of processors and has been optimized for use in Actel ARM-ready FPGAs.           The Cortex.M1 is a general purpose 32-bit microprocessor which offers high performance and small size. Cortex-M1 runs the ARM/6-M instruction set.           Version         2.1.105         2 of 2         Add           Corponents available for selection         Listed: 81 of a total of 81 versions         Filter           CoreAMP7 v1.1         ucreader         coreMP7 v1.2         ucreader           CoreMP7 v2.0         ucreader         coreAMP v2.0.107         ucreader           Core4129 v3.0         ucreader         core4129 v3.0         ucreader           CoreAHF v1.1         ucreader         coreAHF         ucreader           CoreAHP v3.0         ucreader         ucreader           CoreAHF v3.1.102         ucreader         ucreader           CoreAHF v1.1         ucreader         ucreader           CoreAHF v1.1         ucreader         ucreader           CoreAHF v1.1         ucreader         ucreader	CortexM1 V2.1.105	Iop Level
CoreAHB v1.3.101		
		11

Fig. 6: Adding new parts in CoreConsole

Memory and input and output interfaces were needed, in addition to the microprocessor core, as well as buses to 'bind' all those components together. The FPGA's internal memory, associated with the CoreAhbSram part, was chosen. The bus component, CoreAHBLite, was chosen to connect the memory and the processor core together. The requirement for input and output interfaces was realized by a UART, for which the part CoreUARTapb was chosen. This was attached to the bus component CoreAPB. To allow communication between the buses, a bridge was needed, which was realized by the CoreAHB2APB part.

#### 2.2.2 Connecting the parts together

Having chosen the required parts, it is now possible to either manually connect them together or let CoreConsole establish all connections automatically. The latter was chosen by clicking on Actions/Auto Stich...



Fig. 7: Connections performed automatically

The connections, which were to be performed automatically, were then selected in the dialogue box that appeared as a result. Bus masters appeared at the top of this dialogue, followed by the bus slaves, followed by other control signals such as clock and reset. In the case of the bus slaves, the bus port, to which they should be connected, could additionally be defined.

-AHB:Masters	
CortexM1_00:AHBmaster	
- APB:Masters	_
CoreAHB2APB_00:APBmaster	
-AHB:Slaves	_
CoreAhbSram_00:AHBslave	
AHBmslave0	-
CoreAHB2APB_00:AHBslave	
AHBmslave12	-
-APB:Slaves	_
CoreUARTapb_00:APBslave	
APBmslave3	-
CortexM1 (BESET)	
	_
CoreAbbSram 00:HRESETD	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN	
CoreAhbSram_00:HRESETn  CoreUARTapb_00:PRESETN  Top Level:SYSCLK	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN Top Level:SYSCLK CortexM1_00:HCLK	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN Top Level:SYSCLK CortexM1_00:HCLK CortexM1_00:HCLK CoreAHBLite_00:HCLK	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN Top Level:SYSCLK CoreAHBLte_00:HCLK CoreAHBLte_00:HCLK CoreAHB2APB_00:HCLK	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN Top Level:SYSCLK CoreAHBUte_00:HCLK CoreAHBUte_00:HCLK CoreAHBUte_00:HCLK CoreAhBSram_00:HCLK CoreAhbSram_00:HCLK	
CoreAhbSram_00:HRESETn CoreUARTapb_00:PRESETN Top Level:SYSCLK CoreAHBUte_00:HCLK CoreAHBUte_00:HCLK CoreAHBU2APB_00:HCLK CoreAhbSram_00:HCLK CoreAhBSram_00:HCLK CoreAhBSram_00:HCLK	

Fig. 8: Automatic connections dialogue box



A click on the Stich button generated all the selected connections.

Fig. 9: The result of automatically performed connections

In addition to the two signals, Clock and Reset, already specified above, there were other signals that had to be included in the top level interfaces: the processor's UJTAG signals, necessary for loading programs and for debugging, the RX and TX signals of the UART and one port of the APB bus. To perform these top level connections the option Actions/Auto Stitch To Top Level... was selected.

exM1_00	Top Level - Bus
AHBLICE_UU AHB2APB 00	CONNECTED - AHBmaster
APB_00	I IRQ
JARTapb_00	RV_ICE_IF
	VJTAG
	Top Level - Other Signals
	EDBGRQ
	HALTED
	CONNECTED - HCLK
	CONNECTED - HRESETN
	JTAGTOP
	LOCKUP
	nmi
	CONNECTED - NSYSRESET
	WDOGRES
	WDOGRESn

Fig. 10: Defining top level connections

The left pane of the dialogue box that appeared contained the constituant parts of the processor system defined thus far. Whenever one of those was selected, the right pane showed the corresponding signals that could be connected to the top level. Any signal on a green background indicates that it is already connected.



Fig. 11: The processor with all the required signals

#### 2.2.3 Configuring the parts

Next came the configuration of the processor system's components. This was done by moving the mouse pointer over each of these parts and then selecting the Configure option. Right-clicking on each part would perform the same task.



Fig. 12: Component configuration

In the software version used in this project, most of the configuration options for the Cortex-M1 processor core were not available. Only a suitable debugging interface could be selected which, when using the Actel Software, it was the Flash Pro 3.

The only option that needed to be configured for the memory component was its size, with 14 kByte being the maximum possible.

The options for the UART, shown in Abb. 13, indicate that the component was configured without any transmit or receive FIFOs, with a data size of 8 bits without parity and that the configuration could be modified at any time by software. The baud rate was configured for a clock frequency of 16 MHz and a data rate of 115200 Baut. More precise configuration details are included in the datasheet.



Fig. 13: Configuration options for the various components

#### 2.2.4 Generating the processor system

Once all the options were configured, the processor system was generated. For this, under the tab Generate, the required HDL was selected (VHDL in this project), in which the code for the processor system should be generated. Finally the Save & Generate button was clicked to start the process. Once this was complete, it was possible to exit the CoreConsole.

2		1			
HDL Se	lection				
O Ge	nerate Verilo	ig.			
Generate VHDL					
License	e Selection —				
License Info					
Configuration Errors					
No Errors Detected					
Genera	ate Results –				
	Stage 1	Progress	Bars for Tasks		100%
	Stage 2				100%

Fig. 14: Generating the processor system

#### 2.2.5 Memory Map

The processor's memory map is determined by the position of the individual components on the bus. The AHB bus divides the overall addressable space of 4GByte in sixteen equal sections, each with a size of 256MByte. A connected APB bus further divides such a 256MByte section in sixteen subsections, each with a size of 16MByte.

The UART occupies the third slot of the APB bus which, in turn, is attached on the twelfth slot of the AHB bus. As a result, it can be accessed at address 0xC3000000.

#### 2.3 Clock setup

The processor system should be clocked at a frequency of 16 MHz, on the PCB, however, there was an oscillator providing a 48 MHz clock. With the Clock Control Circuits, also available on the PCB, it was possible to generate several different, individually configurable, clocks from this 'master' clock. To generate the required 16 MHz clock signal, the option Clock & Management / PLL - Static had to be selected (see illustration below). In the resulting dialogue box, the input clock was defined with a frequency of 48 MHz and the option External I/O was specified. The frequency of the output clock was defined as 16 MHz. A click on Generate... opened a new dialogue, allowing to name this clock generating component. A final click on the latter's OK button started the component generating process.



Fig. 15: PLL setup

#### 2.4 Adding user-defined hardware

The generated result in the Cordic Algorithm must be multiplied by a constant. In this project, this multiplication was performed by additional hardware.

### 2.4.1 Generating the hardware

With the option Basic Blocks / Multiplier - Constant Multiplier it was possible to have the tools generate a multiplier.

	Arithmetic : Create Core	×
	Incrementer Decrementer Incrementer/Decrementer Constant Multiplier	F
	Variations Signed	
	Data Width 32	
Hierarchy 🗈 Files	Constant 📀 + 🔿 - 10188013	
Catalog # * X	Radix	
Name filter: Function filter:	C Hexadecimal	
→ Function, Name:	C Binary	
Decrementer	<ul> <li>Decimal</li> </ul>	
<b>1 1</b> /0		
Incrementer		
Logic		
Multiplier		
Multiplier - Constant Mu		
Subtractor		
<u> </u>		
		_
<u> </u>	Generate Reset Help Close	
Information Window 📮 🔺 🗙		

Fig. 16: Multiplier setup

Two registers were also needed: one in which the processor wrote the data to be used in the calculation and a second one from which it could read its result. Both registers were generated using the option Basic Block / Register (see illustration below). Abb. 17 shows the configuration of the input register. The output register did not require a Load Enable input signal.



Fig. 17: Configuration of the input register

#### 2.4.2 Working with Smart Design

It was sensible to include both the multiplier and the registers in a single block. This could be done either with VHDL or by using the Smart Design tool.

Smart Design can be found among the Design Entry Tools., The new hardware block had to be given a name when the tool was first started.

Roject Manager - C:\Actelprj\Test\	Test.prj * - [Project Flow]	
Current Designer view: Impl1	요 요   桷 釺 柒 월 <b>월</b>   摄   長 ▼  월 월 월 월 월 월	<b>१</b>   □ Enable Designer Block creation
		Basta Carr
Snow: Components ▼ □ ∰ work ⊕ BLACKB0X_PACKAGE   □ € CLOCKGEN □ € Core	HDL Editor	ViewDraw ViewDraw ViewDraw ViewDraw
← MULTIPLIZIERER ← REG_IN ← MEG_OUT + ← M COREUARTAPB_LIB	New Select a Type: Schematic SmartDesign Component CoreConsole Component	SmartDesign Component
L Hierarchy E Files		
Name filter:         Function filter:           *         *         Options           ▲         Function, Name:         ▲           B         Decrementer         ▲           IDE.Site         E         E	- VHCL Template Verilog Template	
I/O	Help	OK Cancel

Fig. 18: Invoking the Smart Design tool

Then the new block's individual components were added to Smart Design. This was done simply by dragging the components from the hierarchical list on the left (see illustration below) onto the Canvas window on the right. The three components were then connected to each other and to the top level.



Fig. 19: Adding components to the Canvas

This was done by changing to the Grid window: on the left, there is a list of all constituant components and their I/O ports; on the right, the same components are listed again, this time in tabular form. In order to establish a connection between, say, the output port of the input register (REG\_IN\_0: Q) and the input port of the multiplier (MULTIPLIZIERER\_0: DataA), one has to click on the cell at the intersection of the row REG\_IN\_0: Q and column MULTIPLIZIERER\_0. In this way, all possible connections between the two ports will be shown. In this particular case, there was only a single possible connection which was built with a single click.

Instance-Instance View Net-Instance View Instance View Slice View		Attribute	Instances 💌			
			MULTIPLIZIERER_0	REG_IN_0	REG_OUT_0	
	[31:0]					
IERER_0 L_ MULT	[63:0]					
□ REG_IN_0 _ I> Clock						
Data	[31:0]					
-I> Enable						
<u>∽</u> @Q	[31:0]					
BEG_OUT					<u> </u>	
_U ⊣r∑ Data	[31:0]			•		
<u> </u>	[31:0]					
, 🏹 Canvas 🎇 Grid 1 🕃 Schema	atic					

Fig. 20: The Grid window showing the still unconnected components

In addition to the new block's internal connections, described above, it was necessary to establish its 'top level' ports, to allow the block to be connected to the other components of the processor system. These were defined by right-clicking on the appropriate ports of the block's individual components (for example on the input port of the input register, REG\_IN\_0: DATA) and select the option Promote To Top Level. It is also possible to rename any of these top level ports by right-clicking on it and selecting the option Modify Top Level Port...

The result of the multiplication of two fixed point numbers, each with 24 decimal points, is too large to fit in the output port (by a factor of  $2^24$ ). This problem can be resolved by ignoring the last 24 bits of the result. This is why only bits 24-55 of the multiplier's output port were connected to the output register's input port. This was done by splitting the 64-bit bus at the multiplier's output by right-clicking on it and selecting Add Slice... option.

Instance-Instance View			Ins	tances	
O Net-Instance View	Attribute	MULTIPL	ZIERER 0	REG IN 0	REG OUT 0
■ Instance ■ ■ Port Name ■ Slice ■ ■ MULTIPLIZ DataA [31:0]		Add Slice		×	
IERER_0 L@ MULT - <u>[63:01</u> - [55:24]					
- [23:0]			MULT [ 🍱	:01	
□ REG_IN_0 □ Clock		Help	ОК	Cancel 22	
-1 Data [31:0]					• • • • • • • • • • • • • •
				******	<u> </u>
BEG_OUT D Clock		7///////			
$Q = \frac{1}{2} Q = \frac{1}{2} \frac{1}$					



The remaining ports of the bus were not used. To avoid subsequent unnecessary warnings these ports were declared 'unused' by clicking on the Attribute column and selecting the option Mark as Unused.

Instance-Instance Vie	₩			Ins	tances	
O Net-Instance View	ļ	Attribute	MULTIP		REG IN 0	
🖻 Instance 💌 🖻 Port Name 💌	Slice 💌	38	8	WOLTH EIZIERER_0	ra_d_in	HLU_001_0
🛛 🖃 MULTIP — 🔁 Clock					Clock	Clock
<mark>  ]</mark> DI	[31:0]				Data[31:0]	
	[31:0]					Q[31:0]
<b>D</b> Enable					Enable	
🖃 MULTIPLIZ	[31:0]				Q[31:0]	
IERER_0 Long MULT	- [63:0]		7777777		///////////////////////////////////////	
- +	- [55:24]					Data[31:0]
I E	[23·01					
	- 🛏 Mark as U	nused				
🖻 REG_IN_0 🔂 Clock			Clock			
Data	[31:0]		DI[31:0]			
Enable			Enable			
<b>└₀</b> Q	[31:0]			DataA[31:0]		
🛛 🗆 REG_OUT 🕞 Dock			Clock			
_0 <mark>_1</mark> Data	[31:0]			MULT[55:24]		
L <u>o</u> q	[31:0]		DOUT[31:0]			e e

Fig. 22: Marking unused pins

When all connections were done (as shown in Abb. 22), the new, user-defined, hardware block was ready. In the Schematic window, the newly completed block could be seen and examined for any connection errors.



Fig. 23: The Schematic window showing the used-defined multiplier block

VHDL Code could be generated automatically by clicking on the icon Generate SmartDesign or through the menu option SmartDesign / Generate.





#### 2.4.3 Creating a simple bus interface

The newly created hardware block had to be connected to the APB bus of the processor system. A bus interface was, therefore, necessary and, in this case, it was particularly simple to develop: it only had to establish a Write Enable signal for the input register, pass the clock signal on to the multiplier and connect the bus' read- and write-data signals with the block's registers.

Using the Comparator / Constant Decoder option, a comparator was automatically generated and configured as an address decoder, i.e. activating a signal whenever the address on the bus 'hit' on the component's address space.

Hierarchy Files	Comparators : Create Core Magnitude Comparator Equality Comparator Constant Decoder	×
Catalog + - × Name filter: Function filter: * Options → Function, Name: → Function, Name: → Function, Name: → Options Counter DDR Decoder DDR Decoder Decrementer FIR-Filter I/D Incrementer / Decreme Logic Multipler Multipler Multipler Subtractor Dtractares Dt	Width       24       ▲       Constant       000000         A == B	
	Generate Reset Help Close	

Fig. 25: Defining a comparator as address decoder

This address decoder was brought together with the previously generated multiplier block in a new Smart Design.

According to the bus protocol, performing a write operation to a peripheral device, involves the signals PSEL, PENABLE and PWRITE. These were combined with a AND-gate. A second AND-gate was needed to include the output of the address decoder. These AND-gates were found in the Actel Cell Library and instantiated in the design by dragging and dropping in the Canvas window.



Fig. 26: Instantiating AND-gates in Smart Design

Instance     Instance     Instance     Instance     MULTI_AD     D	rt Name 💌 Slice lock ataA [23:0 I [31:0	Attribute	MULTI_ADDRDEC	ADDRDEC_0	AND2_0	AND3 0	
Instance ▼ Por MULTI_AD D CI DRDEC D DI ● DI ● DI ● DI ● PI ● PI ● PI ● PI ● PI ● PI ● PI ● P	rt Name <b>y</b> Slice lock ataA [23:0 I [31:0			ADDI (DEC_0	ANDL_0	/ 1 V J U	
MULTI AD D CI DRDEC D D. DD D. DD. D	lock ataA [23:0 I [31:0		そうさんさん さんさん さんさん しんちょう				moern_0
DRDEC D D. DD DI DD P D P D P D P D P D P D P D D D D D	ataA [23:0 I [31:0	1	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1				Clock
□ ADDRDEC - 0 AI -0 D. -0 P. -0 P. -0 P. -0 P. -0 P. -0 P. -0 P	I [31:0			DataA[23:0]			
■ ADDRDEC - ● A		]					DI[31:0]
ADDRDEC ADDRDEC	001 [31:0	]					DOUT[31:0]
	ENABLE					A	
	SEL					В	
	WRITE					С	
	EB				В		
	ataA [23:0	1	DataA[23:0]				
		-				Ŷ	
- HI B			1	AEB			
L Y							Enable
□ AND3 0 A			PENABLE				
			PSEL				
Li c			PWBITE				
					٨		
	lock		Clock		<u> </u>		
	I [31·0	1	DI[31:0]	~~~~~	<i></i>	<i></i>	ha h
	NIT [31.0	1	DOUTISIO				
	noble		Poortanal	**********	Çererere e		

The connections were built as shown in Abb. 27 and Abb. 28.

Fig. 27: Multiplier with Adress Decoder (Grid window)





#### 2.5 Creating the Top Level

When all the components had been generated, they were connected together and the processor system's top level ports were defined and connected to the FPGA's pins. With earlier versions of the Libero software, all this could have been done with Smart Design. With version 8.1, used in this project, there was a problem with the APB bus however. In Smart Design, the port PRDATA was not displayed and, consequently, could not be connected. Because of this, the top level was developed in VHDL.



Fig. 29: Creating the top level VHDL file

Any VHDL files created in this way can be checked for syntax errors. To do this, one needs to right-click on the relevant file and select the Check HDL File option. The results are displayed in the Log window.

#### 2.6 Synthesis

For the synthesis, it is necessary to identify the file which represents the top level of the design. This will then be shown in bold in the overall design hierarchy. One can redefine the top level of any design simply by right-clicking on a file in the design's hierarchy, and selecting the option Set As Root.





The Synplify synthesis tool was then invoked with a double-click.

Synplify 9.0A1 - [C:/Actelprj/Test/synthesis/TopLevel_syn.prj]	
📁 🗐 File Edit View Project Run Analysis HDL-Analyst Options Window Tech-Support Web Help	
	\$\$ \$ \$ \$ \$ \$ \$ \$ \$ \$
Add Change Edt Source Fies C:lAcceptrijTest/synthesis G:lAcceptrijTest/synthesis Synthesis	Simply Better Results Frequency (MHz) 100 Symbolic FSM Compiler Resource Sharing V
Result File Change Cl/Actebr/jTest/synthesis/TopLevel.edn Target Change Actel ProASIC3 : A3P1000 : -2 RUN RUN Cancel RUN Cancel RUN	J
12 TopLevel_syn.prj	

Fig. 31: Synplify

When Synplify first started, there was an error message about the selected FPGA device not being known. To ensure a problem-free run of the tool, it was necessary to specify a different FPGA as the target device. This was done by clicking the lower of the two Change buttons: in the dialogue box that opened up, the Actel

ProASIC3 A3P1000 device was selected, which is, both in terms of size and resources, identical to the one on the PCB.

F F	Result File	Technology: Part: Actel ProASIC3	Speed:	<b>_</b>	synthesis
-	Target	Device Mapping Options Option	Value		
Change A	Actel ProASIC3 : A3P1000 : -2	Annotated Properties for Analyst Fanout Guide	12	_	
	RUN	Promote Global Buffer Threshold	50	-	
		Option Description			
TopLevel_syr	h.prj	Click on an option for description			5

Fig. 32: Changing the target device

The synthesis process was started with the Run button. Clicking on the View Log button, displays all warnings and error messages. Warnings in source files that were automatically generated by the tools, can usually be ignored.



Fig. 33: Starting the synthesis

#### 2.7 Place & Route

A successful synthesis in Synplify is indicated by the colour green. At that point the Designer tool was invoked by clicking on the Place & Route button. The default settings were kept and confirmed with a click on OK. The compiler was started with a click on the Compile button. How long this process will take until it completes depends on the computer on which it is run.



Fig. 34: The Designer tool

	↓ Net Vice	Compile Compile	View Naviga		ayout		- Smar	Programmi •tTime –	nnn ootate oooloo ing File	Smart					
MultiView Navigator [TopLe File Edit View Logic Forr	e <b>vel] - [I/O</b> nat Tools	Attribute Edito Window Help	r] > ,2 ) <u>a</u>   {?}			1	+ <b>0</b> + <b>0</b>	8 8 1	. *			1	0 =		-0× -8×
E-La Logical ⊕- A∎ CLOCK_pad		Port Name	Macro Cell	Pin Number	Locked	Bank Name	1/0 Standar d	Output Drive (mA)	Slew	Resistor Pull	Skew	Output Load (pF)	Use I/O Reg	Hot Swappab le	I/O State During Prog
<b>u</b> 1_132	1	TX	ADLIB:OUTB	G18	<b>v</b>	Bank1	LVTTL	12	High	None	Г	35	Г	Г	Tri_St
<b>u</b> I_133	2	NSYSRESET	ADLIB:INBUF	T19	•	Bank1	LVTTL	•		None			Г	Г	Tri_St
B AT BY pad	3	RX	ADLIB:INBUF	F18	~	Bank1	LVTTL			None			Г	Г	Tri_St
E Bat TX pad	4	CLOCK	ADLIB:INBUF	E4	<b>V</b>	Bank3	LVTTL			None			Г	Г	Tri_St
🕀 📲 uCLOCKGEN	5	UJTAG_TDO	ADLIB:UJTAG	V19	V								-		
	6	UJTAG_TDI	ADLIB:UJTAG	V17	<b>V</b>										
	7	UJTAG_TMS	ADLIB:UJTAG	W18	2										
	8	UJTAG_TCK	ADLIB:UJTAG	U16	2										
	9	UJTAG_TRST	ADLIB:UJTAG	U18	~								2		
		N Ports / Pa	ickage Pins /												
× •		× I I I I	Output / Results	;	/										
Ready								rov	v 0, col 0	FAM: Pro	ASIC3	DIE: M1A3	P1000 F	ACKAGE: 48	84 FBGA

Following the compilation, the I/O assignment was performed using the I/O Attribute Editor.

Fig. 35: Mapping top level ports to FPGA pins (I/O assignment)

When the I/O assignment was completed, the Layout was started by clicking on the corresponding button. This is another process which could last several minutes, even on powerful computers.

Finally, once the Layout process was successfully completed, the programming file was generated with a click on the Programming File button. The Designer tool was then shut down.

#### 2.8 Programming the FPGA

The tool Flash Pro was used to 'program' the FPGA, i.e. to transfer the design (represented by the programming file) onto the FPGA on the PCB. The latter must be connected to the computer via a USB cable to allow this.



Fig. 36: Invoking the Flash Pro tool

In case no design gets automatically loaded when the tool is started, it is possible to load one manually, by clicking on Configure Device and then on Browse.



Fig. 37: Flash Pro

#### 3 ACTEL SOFTCONSOLE

The IDE for programming the synthesized processor on the FPGA is based on Eclipse. Actel has created a plugin for Eclipse, dedicated to the ARM7 and the Cortex-M1 processor cores. This is installed at the same time as the rest of the software.



Fig. 38: Desktop icon of the Actel SoftConsole

#### 3.1 Starting the IDE

When the IDE is started, the user will be asked to select a 'workspace', as shown in the following illustration.

SC Workspace Launcher	×
Select a workspace Actel SoftConsole stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.	
Workspace: CitempSrc Browse	
Use this as the default and do not ask again           OK         Cancel	

Fig. 39: Defining a workspace

The folder specified above could be configured to serve as the default folder, so that by subsequent starts of the IDE, it would not be necessary to specify it again.

#### 3.2 Setting up a new C project

To start a new project one should select the menu option Files / New / Managed Make C Projekt, as shown in the illustration below.

SCC/C++-sys_boo	ot.c - Actel SoftConsol	e
File Edit Refactor	Navigate Search Pro	iject Run Window Help
New	Alt+Shift+N 🕨	Project
Open File		
Close	Ctrl+W	- C Standard Make C Project
Close All	CELLICHIFFILW	Convert to a C/C++ Make Project
Close All	CUTTOTING	🔂 Managed Make C Project
Save	Ctrl+5	🔂 Standard Make C++ Project
🔙 Save As		🔂 Managed Make C++ Project
Save All	Ctrl+Shift+S	🔂 Source Folder
Revert		😂 Folder
Move		C Source File
Rename	F2	h Header File
Refresh	F5	😭 File
Convert Line Delim	hiters To 🔹 🕨	Class
Print	Ctrl+P	Cther

Fig. 40: Starting a new project

In the "New Project" dialogue box the project's name was entered. The option to change the default folder also exists at this stage.

S <b>C</b> New Project				×
Managed Make Create a new Mana	e <b>C Project</b> aged Make C pro	oject.		S
Project name:	ordic			
🔽 Use default lo	cation			
Location: C:/ter	npSrc/Cordic			Browse
(?)	< Back	Next >	Finish	Cancel

Fig. 41: Specifying the project's name

The illustration below shows a fundamental setting for the project: the value of the field Project Type must be set to Embedded Executable (Actel GNU for Cortex-M1) to allow programming of the Cortex-M1 processor core. Making this choice activates important configuration features of the project. Finally, the dialogue box can be closed by clicking on the Finish button.



Fig. 42: Selecting the project type

#### 3.3 Importing project data

Once an empty project was created, it would normally be possible to either import data necessary for the configuration of the processor or to manually define such data. In many IDEs such configuration data is automatically imported once the processor has been specified. This is not the case with this project however, so that the user must perform all the tasks manually.

ord		4
	New	1
	Go Into	
	Open in New Window	
	Rebuild Index	
	Active Build Configuration	
	Build Project	
	Clean Project	
	Сору	
1	Paste	
×	Delete	
	Move	
	Rename	
2	Import	
4	Export	
Ş	Refresh	
	Close Project	
	Run As	
	Debug As	
	Team	
	Compare With	
	Restore from Local History	
	Properties	
	Convert To	

Fig. 43: Importing data

To manually import project data, it was necessary to right-click on the project name (in the "C/C++ Projects" window, as shown in Abb. 43) and, in the context menu that opened up, to select Import...; in the "Import" dialogue box (shown below) that appeared as a result, "File System" was selected before continuing by clicking on Next.

	×
s from the local file system into an existing project.	Ľ
rt source:	
t	
al chive File eakpoints isting Projects into Workspace <mark>e System</mark> eferences	×
	s from the local file system into an existing project, rt source: .t al .chive File eakpoints .dsting Projects into Workspace <b>e System</b> eferences

Fig. 44: Import dialogue

In the next dialogue, the Browse... was clicked and, in the file browser that opened up, one selected the folder containing the data that needed to be imported and confirmed with the OK button.

SC Imp	ort		x
File sy Source	stem must not be empty.		
<u> </u>	Import from directory	? >	4
From	Select a directory to import from.		Browse
Fib Into	Ordner: test		Browse
0	OK Abbr	ck Next >	Finish Cancel

Fig. 45: Choosing the folder containing the data to be imported

All the data contained in the selected folder were now shown in the left pane of the dialogue box. Ticking the box next to the folder's name one selects the data to be imported. As it can be seen in the illustration below, the top three data files, listed in the right pane, are not selected, as they contain configuration data and properties of a project: they were already set up when an empty project was created, a little earlier. Importing those three files would result in the existing setup files being overwritten. Having made a choice, a click on the Finish button performs the data import.

SC Import	×
File system Import resources from the local file system.	
From directory:       C:\Dokumente und Einstellungen\yst2\Desktop\test         Image: Conduct test       Image: Conduct test         Image: Conduct test       <	Browse
Filter Types     Select All       Into folder:     Cordic       Options     Overwrite existing resources without warning       C create complete folder structure       C create selected folders only	Browse
(?) <back next=""> Finish</back>	Cancel

Fig. 46: Select the data to be imported

#### 3.4 Memory addressing

Once all the necessary data were included in the project, it was necessary to define the memory addressing details.

As the internal SRAM of the FPGA occupied the lowest 'slot' in the memory map, it would also be mapped at the memory offset of 0x00000000 in the linker script (run\_from\_ram.ld), as shown in the following illustration. The size of this memory was configured by CoreConsole to be 14 kByte, a figure which represents the maximum SRAM size possible for this FPGA.



Fig. 47: Configuring the memory

The stack pointer was configured to exist at the end of the SRAM address range and as it dynamically grows it moves towards address 0x00000000. This is represented by the "define TOP\_OF\_MEMORY" statement in the file "sys\_boot.c", where TOP\_OF\_MEMORY = memory offset + memory size.

# 3.5 Project properties

The linker script (run\_from\_ram.ld) must be included in the project's features while the standard start up file must be deactivated. The project properties can be accessed from the context menu which appears when one right-clicks on the project. (s. Abb. 48).

	🛞 +   📸 + 🛍	3 •
++ Projec	ts X Navigator	_
( in the part	← → & =	8
Cordic	- 1 -	
New		•
Go In	nto	
Oper	n in New Window	
Rebu	ild Index	
Activ	e Build Configuration	٠
Build	Project	
Clear	n Project	
Сору	,	
Paste		
💢 Delet	e	
Move	e	
Rena	ame	
놀 Impo	rt	
🛃 Ехро	rt	
🔗 Refre	esh	
Close	e Project	
Run	As	•
Debu	ıg As	۲
Team	ı	۲
Comp	pare With	•
Rest	ore from Local History	
Prop	erties	
Conv	vert To	

Fig. 48: Setting up the project properties

In the project's properties dialogue box, the following points were configured as shown in the following two illustrations (Abb. 49 and Abb. 50).

SC Properties for Cordic		_ 🗆 🗵
type filter text	C/C++ Build	$\leftarrow \star \Rightarrow \star$
Info Buildar: C/C++ Build - C/C++ File Types - C/C++ File Types - C/C++ Indexer - Project References - Refactoring History	Active configuration Project Type: Embedded Executable (Actel GNU for CortexM1) Configuration: Debug Configuration Settings Tool Settings Build Settings Build Steps: Error Parsers End Settings Do not use default libraries (-nostd Do not use default libraries (-nostd Do not all symbol information (-s) Miscellaneous General No shared libraries (-static)	v Manage rser € ↓ nostartfiles) efaultibs) lib)
	Restore Defaults	Apply
0	ОК	Cancel

Fig. 49: Excluding any standard start up files

SC Properties for Cordic		<u>- 0 ×</u>
type filter text	C/C++ Build	$\leftarrow \star \rightarrow \star$
- Info - Buildarc - C/C++ Build - C/C++ Fle Types - C/C++ Fle Types - C/C++ Indexer - Project References - Refactoring History	Active configuration Project Type: Embedded Executable (Actel GNU for CortexM1) Configuration: Debug Configuration Settings Tool Settings Build Settings Build Steps Error Parsers Binary Par Binary Par Binary Bar Configuration	Ser E
	Restore Defaults	Apply
0	OK	Cancel

Fig. 50: Including the linker script

#### 3.6 Compiling

Once everything had been configured properly, the project was compiled.. It is important to note, at this point, that any files which might still be open, should have been saved. Any files which have been modified after they were last saved, will be identified with a "\*" to the left of their filename (s. Abb. 51)



Fig. 51: Identification of a modified and not yet saved file

The compilation can be done either with the Build All option, where only modified files will be recompiled, or with the Clean... option, where all object files will be deleted and generated again. The commands to perform the compilation can be found in menu "Project". All messages, generated during the compilation of the project, will appear in the console window. At the end of a successful compilation, the message Build complete for project xxx (where "xxx" is the name of the project) will appear in the console pane while a new file, "Binaries", appears in the project pane. (s. Abb. 52).



Fig. 52: Compiling the project

## 3.7 Setting up the programmer and the debugger

The programmer is implemented on the PCB. To configure it, one needs to select the option External Tool... in the toolbar (s. Abb. 53).





The following illustration shows how one can access the various configuration fields.

SC External Tools		×
Create, manage, and ru Run a program	in configurations	
Ype filter text → Program	Configure launch settings from this dialog:                • Press the 'New' button to create a configuration of the selected type.                 • Press the 'Duplicate' button to copy the selected configuration.                 • Press the 'Duplicate' button to copy the selected configuration.                 • Press the 'Delete' button to remove the selected configuration.                 • Press the 'Filter' button to configure filtering options.                 • Edit or view an existing configuration by selecting it.            Configure launch perspective settings from the <u>Perspectives</u> preference page.	
0	Run	Close

Fig. 54: Configuring the programmer (Step 2)

The configuration settings for the Development Kit "M1A3P-DEV-KIT-SCS" are shown in the dialogue box in the following illustration. When the value of any one field in that dialogue is changed, it can be saved by clicking on the "Apply" button.

SC External Tools	×
Create, manage, and run Run a program	n configurations
Image: Second secon	Name:       FlashPro3         Main       Refresh       The Environment         Location:       Location:         C:\Programme\Actel\SoftConsole v2.0.0.13\Sourcery-G++\bin\arm-none-eabi-sprite.exe         Browse Workspace       Browse File System         Variables         Working Directory:         C:\Programme\Actel\SoftConsole v2.0.0.13\Sourcery-G++\bin\         Browse Workspace       Browse File System         Variables         Arguments:         -m -1:3000 flashpro: coremp7-cm1         Image: Corem7-cm1         Image: Corem7-cm1
•	Apply Revert
0	Run Close

Fig. 55: Configuring the programmer (Step 3)

Once the programmer is configured, it must also be included in the Favorites so that it can be invoked. The illustration below shows how this can be done.



Fig. 56: Configuring the programmer (Step 4)

Configuring the Debugger is very similar to the configuration of the programmer. By selecting the option Debug..., in the menu bar, a dialogue opens up, as shown in the illustration below. The first thing that was done was to set up the options for Embedded debug. In the tab Main one has to select first the created project and then the compiled file "Binaries".

SC Debug		×	SC Project Selection	
Create, manage, and run configurations			Choose a project to constra	in the search
😵 Project not specified	, C			
Name: Cordic_Debug				
type filter tex	Commands 🧤 Source 🔲 Common		2 OK	Cancel
C/C++ Local / Project:				
□ = = = = C Embedded del	Browse		Program Selection	
C/C++ Application:	Search Project Browse		Choose a program to run:	
			Binaries:	
	Apply Revert		Qualifier:	Cordia
	Kever		annie - /cordic/02000/	cordic
0	Debug Close		° (	OK Cancel

Fig. 57: Configuring the Debugger (Step 1)

Once the required file for the debugging was selected, the invocation parameters for the debugger were also specified. This was done by changing to the Commands tab and specifying the parameters as shown in the illustration below. The parameters were saved when the button Apply was clicked.

S <b>C</b> Debug	×
Create, manage, and run configura	ations
Image: Second constraints         Image: Second constraints	Name:       Cordic_Debug         Main       Source         'Initialize' commands         target remote :3000         load         'Run' commands         cont         Apply         Revert
0	Debug Close

Fig. 58: Configuring the Debugger (Step 2)

These settings were then included in the Favorites, just like the programmer was, a little earlier. The method used for this was similar to that used for the programmer, described earlier in this document. The end result is shown in the following illustration.



Fig. 59: Configuring the Debugger (Step 3)

#### 3.8 Starting the programmer and the debugger

Once the source code has been successfully compiled and the programmer and debugger have been set up, the program could be downloaded and debugged.

SC Show View × Window Help type filter text New Window • | 🔄 • 🖓 • 🌾 🔇 8 New Editor 🗄 🗁 Cheat Sheets -Open Perspective 🖻 🗁 Debug C/C++ Projects Breakpoints Þ Show View Debug
 Disassembly 📃 Console Alt+Shift+Q, C Customize Perspective... Make Targets Save Perspective As... Reset Perspective 宕 Navigator Memory Close Perspective 📴 Outline 🛋 Modules Close All Perspectives -1111 Registers Problems 👼 Signals • Properties Navigation (×)= Variables 🔗 Search Alt+Shift+Q, S 🗄 🗁 Help . Working Sets 🗄 🗁 Make Alt+Shift+Q, Q E 🔁 SVN Preferences... 🗄 🗁 Team -OK Cancel

The Debug window was opened first, as shown in the following illustration.

Fig. 60: Opening the Debug window

The connection to the programmer was then built, by clicking on the attached settings for the programmer (s. Abb. 56).



Fig. 61: Starting the programmer

The Debug window shows the connection to the programmer. Once this connection has been built successfully, the display of the Console window would be as shown in the illustration above. The debugging can then be started by clicking on the Debug settings (s. Abb. 59).

When the Debugger was started, this was shown in the Debug window. Clicking on arm-none-eabigdb... in the Debug window, results in status information, concerning the connection to the Debugger and the downloads, appearing in the Console window. Once the program got loaded successfully, the Debugger 'jumped' at the first statement of the main function (s. Abb. 62).



Fig. 62: The debugger started

When the 'main' function was selected in the Debug window, as shown in the illustration below, the buttons for the debugging were activated.



Fig. 63: Debugging

#### 4 DESCRIPTION OF THE PROGRAM

In order to test the hardware, a Cordic algorithm was implemented. This algorithm calculates the sine and cosine functions of a given number. Such a number was entered over the UART interface through a Hyper-Terminal or some similar program on a PC.

The first action of the main program was to initialise the UART. Then some text was output over the UART, following which the program would wait for input from the user. Such input would first be checked for any errors, before being formatted as a fixed point number, with 8 bits before and 24 bits after the decimal point, and passed on to the function that implemented the Cordic algorithm. The result of the calculation were transformed back into strings and output over the UART.

#### **BIBLIOGRAPHY**

www.actel.com

## TABLE OF FIGURES

Fig. 1:	Creating a new project (Step 1)	5
Fig. 2:	Creating a new project (Step 2)	6
Fig. 3:	Creating a new project (Step 3)	6
Fig. 4:	Empty project	7
Fig. 5:	Creating a CoreConsole component	7
Fig. 6:	Adding new parts in CoreConsole	8
Fig. 7:	Connections performed automatically	9
Fig. 8:	Automatic connections dialogue box	
Fig. 9:	The result of automatically performed connections	11
Fig. 10:	Defining top level connections	11
Fig. 11:	The processor with all the required signals	12
Fig. 12:	Component configuration	12
Fig. 13:	Configuration options for the various components	13
Fig. 14:	Generating the processor system	14
Fig. 15:	PLL setun	15
Fig. 16.	Multiplier setup	16
Fig. 10.	Configuration of the input register	10
Fig. 17.	Invoking the Smart Design tool	17
Fig 10	Adding components to the Canvas	10
Fig. 17	The Grid window showing the still unconnected components	1)
Fig. 20.	Rus splitting	20
Fig. 21. $Fig. 22.$	Marking unused ning	21
Fig. 22. Fig. 23.	The Schematic window showing the used defined multiplier block	21
Fig. 23. Fig. $24$ .	Generating VHDL Code	22
Fig. 24. $Fig. 25.$	Defining a comparator as address decoder	22
Fig. 25.	Instantiating AND gates in Smart Design	23
Fig. 20:	Instantiating AND-gales in Smart Design	24
Fig. 27:	Multiplier with Adress Decoder (Gria window)	23
Fig. 28:	Multiplier with Adress Decoder (Schematic window)	25
Fig. 29:	Creating the top level VHDL file	20
Fig. 30:	Selecting the component Top Level as the top level of the project	2/
Fig. 31:	Synplify	2/
Fig. 32:	Changing the target device	28
Fig. 33:	Starting the synthesis	28
Fig. 34:	The Designer tool	29
Fig. 35:	Mapping top level ports to FPGA pins (I/O assignment)	30
Fig. 36:	Invoking the Flash Pro tool	31
Fig. 37:	Flash Pro	32
Fig. 38:	Desktop icon of the Actel SoftConsole	33
Fig. 39:	Defining a workspace	33
Fig. 40:	Starting a new project	34
Fig. 41:	Specifying the project's name	34
Fig. 42:	Selecting the project type	35
Fig. 43:	Importing data	36
Fig. 44:	Import dialogue	36
Fig. 45:	Choosing the folder containing the data to be imported	37
Fig. 46:	Select the data to be imported	38
Fig. 47:	Configuring the memory	39
Fig. 48:	Setting up the project properties	40
Fig. 49:	Excluding any standard start up files	41
Fig. 50:	Including the linker script	41

Fig. 51:	Identification of a modified and not yet saved file	42
Fig. 52:	Compiling the project	43
Fig. 53:	Configuring the programmer (Step 1)	44
Fig. 54:	Configuring the programmer (Step 2)	44
Fig. 55:	Configuring the programmer (Step 3)	45
Fig. 56:	Configuring the programmer (Step 4)	45
Fig. 57:	Configuring the Debugger (Step 1)	46
Fig. 58:	Configuring the Debugger (Step 2)	47
Fig. 59:	Configuring the Debugger (Step 3)	47
Fig. 60:	Opening the Debug window	48
Fig. 61:	Starting the programmer	49
Fig. 62:	The debugger started	50
Fig. 63:	Debugging	51