Global training solutions for engineers creating the world's electronics products

Doulos reports from DVCon 2011 in San Jose, California

January 2019|News

DVCon 2011

Doulos CTO, John Aynsley is actively involved at DVCon. Check out his sum up of the first 2 days below...

"DVCon attendance is up on the last few years.The buzz this year is around UVM, with the first full release of the Accellera standard occuring within hours of the start of the conference.

The full-day UVM workshop was very well attended, as was the SystemC Day, which ran in parallel on Monday. SystemVerilog is now firmly established as the industry standard language for hardware verification.

TLM-2.0 also featured heavily during Monday's workshops, both as a feature of the new UVM standard, and in its own right in the context of the software-driven verification using virtual platforms." 
John Aynsley - March 2nd, 2011.

There are more details about DVCon 2011 on the Doulos events page.