1 hour session (All Time Zones)
Presenter: Matthew Taylor
The UVM Register Layer is a complex system for describing and integrating registers in a UVM environment.
This webinar gives an introduction to the purpose of the UVM Register Layer and the concepts behind it. It will then show how a register generator can generate the majority of the required code, using Cadence's Reg Verifier as an example. Finally, it will outline how to integrate your bus adapters and run some of the built-in test sequences.
The webinar will cover:
The webinar will feature code examples running in Xcelium from Cadence.
Matthew Taylor , Doulos Senior Member Technical Staff will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.
Attendance is free of charge
If you have any queries, please contact firstname.lastname@example.org