Global training solutions for engineers creating the world's electronics products

Writing Structured Testbenches in VHDL

Wednesday October 28 2020

1 hour session (All Time Zones)
Presenter: Brian Jensen

Doulos Senior Member Technical Staff

Asia and Europe

Wednesday, October 28, 2020

Time: 10-11am (GMT) 11-12pm (CET) 3.30-4.30pm (IST)


Americas

Wednesday, October 28, 2020

Time: 10-11am (PDT) 11-12pm (MDT) 12-1pm (CDT) 1-2pm (EDT)


Webinar Overview:

Digital designers have been talking about design reuse for 30 years or so. Given that writing the testbench can be as much, if not more, effort than creating the design, testbench reuse is just as important, if not more. A structured testbench enables a powerful testbench to be designed that can much more easily be reused across block- and chip-level testing, across projects and across products.

This webinar introduces some modern verification concepts and shows how you can create a structured testbench in VHDL by presenting a VHDL testbench methodology.

Topics:

  • Structured Testbench Overview
  • Stimulus Generation and BFMs
  • Checkers and Scoreboards
  • Random Stimulus and Functional Coverage
  • Other Testbench Features

Coding examples are shown running on Synopsys VCS and you can try out the examples yourself after the webinar on EDA Playground.


Brian Jensen

Brian Jensen , Doulos Senior Member Technical Staff will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.


Attendance is free of charge

If you have any queries, please contact webinars@doulos.com


More FREE online support resources with Doulos KnowHow

Doulos Knowhow includes

  • Technical information
  • Coding examples
  • Guidelines
  • Tips
  • Tutorials
  • Video guides
  • Downloads

Visit www.doulos.com/knowhow

VHDL training available from Doulos:

Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.