Global training solutions for engineers creating the world's electronics
Menu

NEW SYSTEMVERILOG AND UVM FLEXIBLE TRAINING

In association with the Doulos Certified Training Partner in India - Test & Verification Solutions - we are pleased to announce a unique flexible training program available in Bangalore:

Courses available: SystemVerilog Flexible Training and UVM Flexible Training

Course features:

  • These flexible courses are self-paced training programs based on Doulos online training materials which are accessible on-demand for the duration of the training.
  • Location: Online on-demand during week days. T&VS Bangalore office (for Saturday lab sessions)
  • Duration:
    • Fast Track Course: 4 weeks (approx 4 hours per day, 5 days per week)
    • Slow Track Course: 8 weeks (approx 2 hours per day, 5 days per week)
  • Delegates also have access to :
    • Expert tutor support (by email) to answer queries and provide support for the labs.
    • Saturday workshops at the end of each week for both the Fast Track and Slow Track located the T&VS Bangalore Offices including:
      • 6 hours of assisted Face-to-Face labs - for the Doulos practical online labs
      • 2 hours of lab sessions with T&VS VIP and test benches.
    • online access to EDA playground - an online portal for running labs and having group discussions.
  • Delegates will receive a "Certificate of Completion" at the end of the training


Interested? Email your contact details to Doulos today and we will call you back
»



View full international training schedule
»

Best-in-Class Training

For over 25 years, Doulos has set the global standard for high quality, independent technical training in hardware design and verification, embedded software and system design.

Offered in cooperation with verification specialists Test and Verification Solutions India Pvt Ltd, the courses on offer deliver project ready skills and expert knowhow in SystemVerilog/UVM, VHDL, the latest Arm Cores, and system level modelling using SystemC and TLM-2.0.

 

Upcoming Live Webinars

Image 1

Anatomy of a Linux Device Driver

Wednesday April 23 2025

1 hour session (All Time Zones)

This webinar will examine the role and structure of a Linux device driver, how it interacts with existing frameworks and subsystems within the Linux kernel.

Register Now

Image 1

Getting Started with UVM

Wednesday April 30 2025

1 hour session (All Time Zones)

This webinar will introduce you to the Universal Verification Methodology. The aim is to provide you with a base to start learning the rest of UVM, starting at why you would want to use it and the key components of a UVM test bench.

Register Now

Image 1

Debugging Features of UVM

Wednesday May 14 2025

1 hour session (All Time Zones)

This webinar explores the various features in UVM to help you debug your UVM environment, your test cases, and your design under test.

Register Now

Image 1

Deep Learning with FPGAs

Wednesday May 21 2025

1 hour session (All Time Zones)

This webinar examines Deep Learning with particular emphasis on the use of FPGAs as inference engines for convolutional neural networks.

Register Now

Image 1

Anatomy of an Embedded Linux System

Wednesday May 28 2025

1 hour session (All Time Zones)

This introductory webinar will examine each of the components required for Linux to work on an embedded system. It will review how these components fit into the system and what functionality they provide for development and in the final deployed product.

Register Now