Global training solutions for engineers creating the world's electronics

NEW SYSTEMVERILOG AND UVM FLEXIBLE TRAINING

In association with the Doulos Certified Training Partner in India - Test & Verification Solutions - we are pleased to announce a unique flexible training program available in Bangalore:

Courses available: SystemVerilog Flexible Training and UVM Flexible Training

Course features:

  • These flexible courses are self-paced training programs based on Doulos online training materials which are accessible on-demand for the duration of the training.
  • Location: Online on-demand during week days. T&VS Bangalore office (for Saturday lab sessions)
  • Duration:
    • Fast Track Course: 4 weeks (approx 4 hours per day, 5 days per week)
    • Slow Track Course: 8 weeks (approx 2 hours per day, 5 days per week)
  • Delegates also have access to :
    • Expert tutor support (by email) to answer queries and provide support for the labs.
    • Saturday workshops at the end of each week for both the Fast Track and Slow Track located the T&VS Bangalore Offices including:
      • 6 hours of assisted Face-to-Face labs - for the Doulos practical online labs
      • 2 hours of lab sessions with T&VS VIP and test benches.
    • online access to EDA playground - an online portal for running labs and having group discussions.
  • Delegates will receive a "Certificate of Completion" at the end of the training


Interested? Email your contact details to Doulos today and we will call you back
»



View full international training schedule
»

Best-in-Class Training

For over 25 years, Doulos has set the global standard for high quality, independent technical training in hardware design and verification, embedded software and system design.

Offered in cooperation with verification specialists Test and Verification Solutions India Pvt Ltd, the courses on offer deliver project ready skills and expert knowhow in SystemVerilog/UVM, VHDL, the latest Arm Cores, and system level modelling using SystemC and TLM-2.0.

 

Upcoming Live Webinars

Image 1

Extending a Yocto BSP using Layers

Wednesday February 26 2025

1 hour session (All Time Zones)

We will investigate how the Yocto build environment provides the initial components to successfully boot a Linux system and how it can be modified to manage challenging requirements in your projects.

Register Now

Image 1

Rapid Creation of Edge AI Solutions on an FPGA

Friday February 28 2025

1 hour session (All Time Zones)

This webinar will explore ideas on identifying and deploying trained AI models on FPGAs and look at contemporary software tools and APIs which help in putting together an FPGA-based Edge AI solution.

Register Now

Image 1

Python in One Hour

Friday March 14 2025

1 hour session (All Time Zones)

Learn the basics of the Python language and what makes it different from other programming languages, as well as discover the richness of the Python libraries and add-on packages.

Register Now

Image 1

Accelerating Formal Verification Using Non-Determinism

Wednesday March 26 2025

1 hour session (All Time Zones)

This webinar will explain what non-determinism is, how it's used, and show lots of examples so you can take advantage of non-determinism to accelerate the verification of your designs.

Register Now

Image 1

A Guide to Productivity in Vivado using SystemVerilog

Friday March 28 2025

1 hour session (All Time Zones)

We will explore the features of SystemVerilog that are useful for RTL synthesis using the Vivado™ Design Suite from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.

Register Now