Global training solutions for engineers creating the world's electronics

Webinars

Doulos is delighted to provide regular online KnowHow webinars.

These one hour training sessions are presented by Subject Matter Specialists and include live interactive Q&A support from the Doulos team throughout. Registration and attendance is completely FREE!

Joining Information:

Attend Doulos webinars directly from a browser on your mobile or computer.

  • A download is no longer needed when attending on a computer
  • Computer audio (VoIP) is required
  • Instructions & checks are provided in webinar notification emails

Sign up for Doulos training webinar email updates

Upcoming Live Webinars

Image 1

Python in One Hour

Friday March 14 2025

1 hour session (All Time Zones)

Learn the basics of the Python language and what makes it different from other programming languages, as well as discover the richness of the Python libraries and add-on packages.

Register Now

Image 1

Building Embedded Products with Zephyr

Wednesday March 19 2025

1 hour session (All Time Zones)

This webinar looks at building Zephyr applications, what sets it apart from other RTOSs/embedded OSs, and how it supports the development and expectations for connected embedded products.

Register Now

Image 1

The Rust Journey: Exploring Safe Systems Programming

Friday March 21 2025

1 hour session (All Time Zones)

In this webinar, we'll delve into the features and benefits of Rust: an evolutionary language that provides memory safety guarantees, performance and concurrency.

Register Now

Image 1

Accelerating Formal Verification Using Non-Determinism

Wednesday March 26 2025

1 hour session (All Time Zones)

This webinar will explain what non-determinism is, how it's used, and show lots of examples so you can take advantage of non-determinism to accelerate the verification of your designs.

Register Now

Image 1

A Guide to Productivity in Vivado using SystemVerilog

Friday March 28 2025

1 hour session (All Time Zones)

We will explore the features of SystemVerilog that are useful for RTL synthesis using the Vivado™ Design Suite from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.

Register Now

Image 1

EDA Playground Live! SystemVerilog Static and Automatic Lifetimes

Wednesday April 02 2025

30-minute session (All Time Zones)

This webinar presents SystemVerilog's constructs for managing static and automatic lifetimes of variables - demonstrated on EDA Playground.

Register Now

Recorded Webinars

Some of the webinars that have been previously broadcast live are now available On-Demand. The following online training events are FREE. Check back here regularly for updates.

Please note: you will need to register some basic details on the website to view the recordings. View our privacy policy

Want to keep up-to-date with all Doulos webinars?
Register your interest and we will keep you informed of all up-coming events

Keep me up-to-date