Global training solutions for engineers creating the world's electronics

Find a Training Course

Xilinx - Vivado HLS ONLINE Jetzt Auf Deutsch

Auch bekannt als C-based Design: High-Level Synthesis with Vivado HLS by Xilinx. Früher AutoESL. Doulos Live Online training

Bitte beachten Sie: Hier handelt es sich um ein ONLINE-Training mit LIVE Dozent.

Es behandelt bei ähnlichem Lernerfolg den selben Inhalt wie ein klassisches Training.

Mehr über Doulos Online-Trainings hier »
Ich bin an einer Kombination von Xlininx-Trainings interessiert (kontaktieren Sie Doulos, um die Möglichkeiten zu erörtern) »

Scheduled Course Dates: German Language

Scheduled Course Dates: English Language

Course Dates:
September 30th, 2019	ONLINE EurAsia		Enquire
October 21st, 2019	ONLINE Americas		Enquire
indicates CONFIRMED TO RUN courses.

Upcoming Live Webinars

Extending a Yocto BSP using Layers

Wednesday February 26 2025

1 hour session (All Time Zones)

We will investigate how the Yocto build environment provides the initial components to successfully boot a Linux system and how it can be modified to manage challenging requirements in your projects.

Rapid Creation of Edge AI Solutions on an FPGA

Friday February 28 2025

1 hour session (All Time Zones)

This webinar will explore ideas on identifying and deploying trained AI models on FPGAs and look at contemporary software tools and APIs which help in putting together an FPGA-based Edge AI solution.

Python in One Hour

Friday March 14 2025

1 hour session (All Time Zones)

Learn the basics of the Python language and what makes it different from other programming languages, as well as discover the richness of the Python libraries and add-on packages.

Accelerating Formal Verification Using Non-Determinism

Wednesday March 26 2025

1 hour session (All Time Zones)

This webinar will explain what non-determinism is, how it's used, and show lots of examples so you can take advantage of non-determinism to accelerate the verification of your designs.

A Guide to Productivity in Vivado using SystemVerilog

Friday March 28 2025

1 hour session (All Time Zones)

We will explore the features of SystemVerilog that are useful for RTL synthesis using the Vivado™ Design Suite from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.