Webinar Overview:
A UVM testbench is a large and complex piece of software. At some stage, like any other large and complex piece of software, a verification environment written using UVM is going to require debugging. There are various debugging features built into UVM to help with this.
In this webinar Doulos Senior Member Technical Staff, Doug Smith, explores the various features in UVM to help you debug your UVM environment, your test cases, and your design under test.
Topics include:
- Debugging the Testbench
- Debugging Stimulus
- Debugging the Design
At the end of the webinar we will also look at an example of tool support features for debugging UVM using the Cadence® Xcelium™ Logic Simulator.
Doug Smith - Doulos Senior Member Technical Staff will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.
Attendance is free of charge
If you have any queries, please contact webinars@doulos.com
More FREE online support resources with Doulos KnowHow
Doulos Knowhow includes
- Technical information
- Coding examples
- Guidelines
- Tips
- Tutorials
- Video guides
- Downloads
Visit www.doulos.com/knowhow
Related training available from Doulos:
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.
