Training Duration: 3 sessions (6 hours per session)
PLEASE NOTE: This is a LIVE INSTRUCTOR-LED training event delivered ONLINE.
It covers the same scope and content as a scheduled in-person class and delivers comparable learning outcomes. Daily sessions comprise 4-6 hours of class contact time.
Course Description
The AMD Zynq™ SoC provides a new level of system design capabilities. This course provides experienced system architects with the knowledge to effectively architect a Zynq system on a chip.
This course presents the features and benefits of the Zynq architecture for making decisions on architecting a Zynq SoC project. It covers the architecture of the Arm® Cortex®-A9 processor-based processing system (PS) and the integration of programmable logic (PL) at a sufficiently deep level that a system designer can successfully and effectively utilize the Zynq SoC.
The course also details the individual components that comprise the PS, I/O peripherals, timers and caching, as well as the DMA, interrupt and memory controllers. Emphasis will be placed on effective access and usage of the PS DDR controller from PL user logic, efficient PL-to-PS interfacing and design techniques, tradeoffs and advantages of implementing functions in the PS or the PL.
Engineers who need a deeper understanding of the Arm® Cortex®-A9 processor should attend Arm Cortex-A9 for Zynq System Design, which describes the principles and internal details of the Cortex®-A9 processor architecture itself, as opposed to the architecture of the Zynq processing system (PS) of which it is a part.
System architects who are interested in architecting a system on a chip using the Zynq SoC.
- Digital system architecture design experience
- Basic understanding of microprocessor architecture
- Basic understanding of C programming
- Basic HDL modeling experience
Vivado™ Design or System Edition
- Architecture: Zynq-7000 SoC*
- Demo board: Zynq-7000 SoC ZC702 or Zed board*
* This course focuses on the Zynq-7000 SoC. Please
contact Doulos for the specifics of the in-class lab board or other customizations.
After completing this comprehensive training, you will know how to:
- Describe the architecture and components that comprise the Zynq All Programmable SoC processing system (PS)
- Relate a user design goal to the function, benefit and use of the Zynq All Programmable SoC
- Effectively select and design an interface between the Zynq PS and programmable logic (PL) that meets project goals
- Analyze the tradeoffs and advantages of performing a function in software versus PL
- Overview {Demo}
- Application Processor Unit (APU) {Lab}
- Neon Co-Processor
- Input/Output Peripherals {Demo}
- PS Peripherals
- Low-Speed: Overview {Lab}
- Low-Speed: UART {Demo}
- Low-Speed: CAN {Demo}
- Low-Speed: I2C
- Low-Speed: SD/SDIO
- Low-Speed: GPIO
- High-Speed: USB
- High-Speed: Gigabit Ethernet {Lab}
- DMA Controller (DMAC) {Lab}
- DMA
- Introduction and Features
- Block Design and Interrupts
- Read and Write
- Introduction
- Variations
- Transactions {Demo, Lab}
- PS-PL Interface {Demo, Lab}
- Booting {Lab}
- Memory Resources {Demo}
- Meeting Performance Goals {Lab}
- Hardware Design {Lecture}
- Software Design {Demo, Lab}
- Debugging {Lab}
- Tools and Reference Designs
Sessions 1 & 2
- Overview – Provides a general overview of the Zynq SoC.
- Application Processor Unit (APU) – Explores the individual components that comprise the APU.
- Neon Co-Processor – Describes the Neon co-processor that is the companion to each Cortex-A9 processor.
- Input/Output Peripherals – Introduces the components that comprise the IOP block of the Zynq device PS.
- Peripherals
- Low-Speed: Overview – Introduces the low-speed peripherals in the Zynq SoC.
- Low-Speed: UART – Introduces the UART low-speed peripheral.
- Low-Speed: CAN – Introduces the CAN low-speed peripheral.
- Low-Speed: I2C – Introduces the I2C low-speed peripheral.
- Low-Speed: SD/SDIO – Introduces the SD/SDIO low-speed peripheral.
- Low-Speed: GPIO – Introduces the GPIO low-speed peripheral.
- High-Speed: USB – Introduces the USB high-speed peripheral.
- High-Speed: Gigabit Ethernet – Introduces the Gigabit Ethernet high-speed peripheral.
- DMA Controller (DMAC) – Explores the operation of the DMAC, which is located in the APU.
- DMA
- Introduction and Features – Introduces the direct memory access controller.
- Block Design and Interrupts – Introduces the DMA block design and the DMA interrupts.
- Read and Write – Introduces the concepts behind DMA reading and writing.
Sessions 3 & 4
- AXI
- Introduction – Introduces the AXI protocol.
- Variations – Describes the differences and similarities among the three primary AXI variations.
- Transactions – Describes different types of AXI transactions.
- PS-PL Interface – Describes in detail the PS interconnect and how it affects PL architecture decisions.
- Booting – Explains the boot process of the PC and configuration of the PL.
- Memory Resources – Explains the operation of the on-chip (OCM) memory and various memory controllers located in the PS.
- Meeting Performance Goals – Focuses on Zynq device performance, including DDR access from the PL, DMA considerations, and power control and reduction techniques.
- Hardware Design – Discusses the use and configuration of the PS in a hardware design.
- Software Design – Explores the software side of the Zynq device.
- Debugging – Introduces debug tools and methodology on the Zynq SoC.
- Tools and Reference Designs – Describes AMD-provided reference design platforms, use cases, and third-party operating systems and tools for the Zynq SoC.
