UVM: Now or Never?
Format: Live Online Training (Recorded)
Duration: 1 hour
Date: Recording Available (see below - registration required)
Doulos CTO John Aynsley highlights the reasons why you should (or in a few cases should not) be adopting UVM right now, and explains how using SystemVerilog with UVM to create your test benches differs from using Verilog or VHDL.
He explores some of the practicalities of migrating to UVM from other methodologies and discusses using UVM alongside C/SystemC reference models.
If you have any queries, please contact firstname.lastname@example.org
What is Easier UVM?
Easier UVM is a set of guidelines for learning and using UVM, the Universal Verification Methodology for SystemVerilog and is aimed at mainstream designers rather than power users specialising in verification.
UVM training and resources available NOW from Doulos:
Verification Training from Doulos:
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.